Introduction
Many research efforts have been made on the development of novel schemes which allows the designer to figure out the topographical evolution of the surface during the front-end semiconductor process such as deposition and etching. Exact understanding of topographical evolution is important for optimizing the front-end process in nanometer semiconductor process. There have been proposed many excellent schemes like string method and level-set method for the computer simulation of topography [1] [2] [3] [4] [5] [6] . The conventional string method, however, causes fatal errors such as the looping of strings from time to time, while the level set method seems to be computationally inefficient for tracking the evolution of interfaces. Furthermore, the cell method has a unique feature such as the capability to easily handle the topographical evolution, adaptive meshing scheme, and relatively simplicity for the extension to the three-dimension. However, the traditional cell method has a limit because it requires intensive memory. In this paper, we propose a cell advancing method which demonstrates the improvement in comparison with the traditional cell method for accurate topography simulation. For the subsequent FEM procedure, mesh generation is conducted in the simulated volume of topography.
Simulation Method
The proposed method simulates the advancement and backward movement of the surface through a list structure, so called the surface cell list. The surface movement allows arbitrary change of actual geometry in accordance with recalculated rate distribution which supports quite a complex structure. And intensive memory requirement is reduced by dynamically allocating topography information only at surface cells. The topography information is etch/deposition rate, exposure information, and cell volume. Exposure information is cells exposed to the vacuum. Fig. 1 shows the list constitutes a surface cell and topography information allocation. The simulation region is divided up into hexahedron-shaped cells. The surface cell is used to perform the simulation for forward and backward movement of the surface. The surface cells are removed one by one according to the local etch rate while a number of cells are exposed to the etching medium. During the deposition process, a cell is added one by one in accordance with a local deposition rate while the cell faces are exposed to the deposition medium.
At single time step, the list of surface cell is searched. The variable describing the cell volume that has been removed is updated according to the total etch rate or deposition rate, the time step, and the number of exposed cell faces. The number of exposed cell faces is separated as follows condition that is exposed a single face of cell, two neighboring faces of cell, and the neighboring three faces of cell. If the cell volume removed totally, then that surface cell is removed from the list. If, during the etch simulation, a decrement exceeds the volume value of surface cell, which is delivered at the next volume value. The error is happened more clearance than the volume of the cell in fixed time interval. The removed volume of surface cell are affected by the total etch rate or deposition rate. Total etch rate or deposition rate is calculated the each cells.
The final structure was used for the generation of layered meshes. The cell structure was converted into a tetrahedral mesh structure with topological information. Figure 2 is a schematic diagram illustrating the mesh generation. Firstly, we acquire the height information with each cell from cell structure of the topography as shown in figure 2(a) . The numeric character is the height information. Same height information is combined. Figure  2(b) shows the combined cell information. The combined cell information is formed to combine the cell of the same height information. To generate the non-planer surface, we need height information about the node point P as shown in figure 2(c). 
Simulation Result and Discussions
form the cell structure. In Fig. 3 is shown an example for testing the validity of the proposed scheme wherein the test structure has 4 metal lines which is embedded with two types of non-planar dielectric layer, and thereafter the capacitances were exacted. Figure 3 The case of the 2 metal lines embedded one types of non-planar dielectric layer (a) cell structure, (b) the result of a mesh generation. The case of the 2 metal lines embedded two types of non-planar dielectric layer (c) cell structure, (d) the result of a mesh generation. Table 1 provides the calculated parasitic capacitances for the two cases wherein the non-planar plane is considered and not considered. The simulation result exhibited about 8% maximum error, which seems to be relatively small in comparison to the one of the planar dielectric layer. Table1 A table showing parasitic capacitance of the case which the non-planar is considered and not considered.
Our proposed scheme was applied to the cases such as the construction of a DRAM cell. Fig. 4 shows the simulation result for the DRAM cell structure. Fig. 4 The result of topography simulation for the DRAM cell structure.
This resulting structure is a final profile structure on the wafer after topography simulation in accordance with the user-defined layout and process procedure. The simulation region is used a dimension of 2.25 × 1.75 × 3.45 ㎛ 3 . This structure has total 1,611,792 (104 × 82 × 189) cells. The memory size of 32.532Mbytes was required. A DRAM cell is converted mesh structure from the cell structure as shown figure 5. 
Conclusions
In conclusion, we report a novel topography simulation scheme for numerical analysis of complex device structure. The proposed method guarantees computational efficiency with affordable memory size due to efficiency in implementing the cell list. A DRAM cell was converted with the topography simulator in order to investigate the successful meshing generation form the cell structure. The simulation result of the DRAM cell structure is used memory size of 32.532Mbytes. The proposed scheme was employed for the calculation of capacitance of a test structure having 4 metal lines embedded with two types of non-planar dielectric layer. The simulation result exhibited approximately 8% maximum error compared to that of planar dielectric layers. It is considered that the cell advancing method is very suitable to figure out the profile during the deposition/etching process of nano-scale processes.
